Inexact Signed Wallace Tree Multiplier Design Using Reversible Logic
نویسندگان
چکیده
This paper proposes an inexact Baugh-Wooley Wallace tree multiplier with novel architecture for 4:2 compressor optimised realisation using reversible logic. The proposed has ±1 Error Distance (ED) and 12.5% Rate (ER). efficacy of the logic based is measured in scales Gate Count (GC), Quantum Cost (QC), Garbage Output (GO) Ancilla Input (AI). able to reduce metrics GC, QC, GO AI by 50%, 15%, 25% 11.11% as compared exact compressor. An 8 × implemented this paper. accuracy MED MRED are found be least among existing designs. 59.16 0.0109 respectively. utilised two applications 1) image processing - one level decomposition rationalised db6 wavelet filter bank smoothing 2) Convolutional Neural Networks (CNN). estimated measuring Structural Similarity Index Measure (SSIM) which 0.96 0.84 In CNN application, efficiency 97.1%.
منابع مشابه
Design of Wallace Tree Multiplier using Compressors
A multiplier is one of the key hardware blocks in most digital and high performance systems such as FIR filters, digital signal processors and microprocessors etc. With advances in technology, many researchers have tried and are trying to design multipliers which offer either of the followinghigh speed, low power consumption, regularity of layout and hence less area or even combination of them ...
متن کاملStudy of Tree Multiplier Using Reversible Logic Gate
---------------------------------------------------------------------***--------------------------------------------------------------------Abstract— The objective of this project is to design high performance arithmetic circuits which are faster and have low power consumption using a new adiabatic logic family of CMOS and to analyze its performance for sequential circuits and effects upon casc...
متن کاملAn Improved Design of a Multiplier Using Reversible Logic Gates
Reversible logic gates are very much in demand for the future computing technologies as they are known to produce zero power dissipation under ideal conditions. This paper proposes an improved design of a multiplier using reversible logic gates. Multipliers are very essential for the construction of various computational units of a quantum computer. The quantum cost of a reversible logic circui...
متن کاملBcd Adder and Multiplier Using Reversible Logic Design
Filters are widely used in the world of communication and computation. To design a finite impulse response (FIR) filter that satisfies all the required conditions is a challenge. Power consumption by the multiplier and adder blocks in the architecture is the prime cause for concern in FIR design. In this paper, design of an FIR filter entirely using Reversible logic is presented. Reversible log...
متن کاملA Novel Wallace Tree Multiplier for Using Fast Adders
Designing multipliers that are of high-speed, low power, and regular in layout are of substantial research interest. Speed of the multiplier can be increased by reducing the generated partial products. Many attempts have been made to reduce the number of partial products generated in a multiplication process one of them is Wallace tree multiplier. Wallace Tree CSA structures have been used to s...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Access
سال: 2021
ISSN: ['2169-3536']
DOI: https://doi.org/10.1109/access.2021.3100892